Entdecken

Single Event Upsets in Sub-65nm CMOS technologies
Dieser Artikel steht derzeit nicht zur Verfügung!
68,00 € *

inkl. MwSt. zzgl. Versandkosten

Derzeit nicht lieferbar.

  • LAP Lambert Academic Publishing
  • Slawosz Uznanski
  • KNV31678106
  • 9783846595510
Aggressive integrated circuit density increase and power supply scaling have propelled Single... mehr
Produktinformationen "Single Event Upsets in Sub-65nm CMOS technologies"
Aggressive integrated circuit density increase and power supply scaling have propelled Single Event Effects to the forefront of reliability concerns in ground-based and space-bound electronic systems. This study focuses on modeling of Single Event physical phenomena. To enable performing reliability assessment, a complete simulation platform named Tool suIte for rAdiation Reliability Assessment (TIARA) has been developed that allows performing sensitivity prediction of different digital circuits (SRAM, Flip-Flops, etc.) in different radiation environments and at different operating conditions (power supply voltage, altitude, etc.) TIARA has been extensively validated with experimental data for space and terrestrial radiation environments using different test vehicles manufactured by STMicroelectronics. Finally, the platform has been used during rad-hard digital circuits design and to provide insights into radiation-induced upset mechanisms down to CMOS 20nm technological node.
Weiterführende Links zu "Single Event Upsets in Sub-65nm CMOS technologies"
Bewertungen lesen, schreiben und diskutieren... mehr
Kundenbewertungen für "Single Event Upsets in Sub-65nm CMOS technologies"
Bewertung schreiben
Bewertungen werden nach Überprüfung freigeschaltet.
Bitte geben Sie die Zeichenfolge in das nachfolgende Textfeld ein.

Die mit einem * markierten Felder sind Pflichtfelder.

Zuletzt angesehen